A Technique for Dynamic High-Level Exploration During Behavioral-Partitioning for Multi-Device Architectures

نویسندگان

  • Sriram Govindarajan
  • Vinoo Srinivasan
  • Preetham Lakshmikanthan
  • Ranga Vemuri
چکیده

This paper presents a novel technique to perform dynamic high-level exploration of a behavioral specification that is being partitioned for a multi-device architecture. The technique, unlike in traditional HLS, performs a global search on the four-dimensional design space formed by multiple partition segments of the behavior. Hence, the proposed technique effectively satisfies the global latency constraint on the entire design, as well as the area constraints on the individual partition segments. Since the technique is based on a rigorous exploration model, it employs an efficient lowcomplexity heuristic instead of an exhaustive search. We have provided a number of results by integrating the exploration technique with two popular partitioning algorithms: (i) simulated annealing and (ii) fiducciamattheyses. The proposed technique is highly effective in guiding any partitioning algorithm to a constraint satisfying solution, and in a fairly short execution time. At tight constraint values, the proposed technique has the ability to generate solutions that do not exist in search space of traditional HLS exploration techniques.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Behavioral Partitioning with Synthesis for Multi-FPGA Architectures under Interconnect, Area, and Latency Constraints

This paper presents a technique to perform partitioning and synthesis of behavioral specifications. Partitioning of the design is done under multiple constraints – interconnections and device areas of the reconfigurable architecture, and the latency of the design. The proposed Multi-FPGA partitioning technique (FMPAR) is based on the Fiduccia-Mattheyses (FM) partitioning algorithm. In order to ...

متن کامل

An Integrated Task Graph Partitioning and RTL Design Space Exploration System for Multi-FPGA Architectures

This paper presents spade, an integrated partitioning and register transfer level (rtl) design space exploration system for multi-fpga reconngurable architectures. The input to spade is an acyclic task graph, T G = (T; E), where T is the set of tasks and E is the set of edges. Tasks represent behavioral or algorith-mic code segments. Edges denote data dependencies between tasks. Each task is pr...

متن کامل

Task-Level Partitioning and RTL Design Space Exploration for Multi-FPGA Architectures

Multi-FPGA Architectures Vinoo Srinivasan Ranga Vemuri University of Cincinnati, Cincinnati OH 45221{0030. E-mail: fvsriniva, [email protected] Abstract This paper presents spade, a system for partitioning designs onto multi-fpga architectures. The input to spade is a task graph, that is composed of computational tasks, memory tasks and the communication and synchronization between tasks. spa...

متن کامل

Integrated Block-Processing and Design-Space Exploration in Temporal Partitioning for RTR Architectures

We present an automated temporal partitioning and design space exploration methodology that temporally partitions behavior speci cations. We propose block-processing in the temporal partitioning framework for reducing the recon guration overhead for partitioned designs. Block-processing is a technique used traditionally in the area of parallel compilers, for increasing the computation speed by ...

متن کامل

Temporal Partitioning for RTR Architectures ?

We present an automated temporal partitioning and design space exploration methodology that temporally partitions behavior speciications. We propose block-processing in the temporal partitioning framework for reducing the reconngura-tion overhead for partitioned designs. Block-processing is a technique used traditionally in the area of parallel compilers, for increasing the computation speed by...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000